


Figure 2










Figure 3





























Figure 12



## An Abstract FPGA Model

